

**Transceiver Channel Bank with Reduced Connector Density****CROSS REFERENCE TO RELATED APPLICATIONS**

This application claims priority from the following provisional patent application, the disclosure of which is herein incorporated by reference for all purposes: U.S. Provisional Patent Application Ser. No. 60/187,194, entitled "FREQUENCY AGILE DIGITAL TRANSCEIVER BANKS HAVING NON-UNIFORM CHANNEL WIDTH AND REDUCED CONNECTOR DENSITY," Alok Sharma, filed March 6, 2000.

Background

Digital receivers digitize a complex signal (i.e., a signal having multiple frequency components) using an Analog-to-Digital Converter (ADC) and perform signal decomposition or demodulation solely by manipulation of the digitized samples (i.e., via Digital Signal Processing, or DSP). Digital receiver techniques in general, and wideband digital receiver techniques in particular, are taught in "Digital Techniques for Wideband Receivers," by James Tsui, Artech House Publishers, 1995, ISBN 0-89006-808-9. In particular, see Chapter 6, "Analog-to-Digital Converters;" Chapter 7, "Amplifier and Analog-to-Digital Converter Interface;" and Chapter 11, "Frequency Channelization." Digital receiver techniques are also taught in Chapter 7, "Digital Receivers: Implementation and Design," of "Cellular Radio & Personal Communications, Volume 2," edited by T.S. Rappaport, IEEE, 1996, ISBN 0-7803-2307-6.

1 The Tsui reference focuses on (although its teachings are not limited to) receivers  
2 employing an Intermediate Frequency (IF) conversion stage prior to the ADC and on  
3 the use of Discrete Fourier Transform (DFT) techniques embodied in programs  
4 executed on high-speed processors. It is prophetic with respect to advances in direct  
5 digitization of Radio-Frequency (RF) signals in the receiver front-end, where only RF  
6 amplifiers and bandpass filters precede the ADC.

7  
8 DSP methods have also been used to create digital "filter banks." Conceptually, there  
9 are "analysis filter banks" and "synthesis filter banks," depending respectively on  
10 whether signal decomposition or signal synthesis is being performed. An analysis  
11 filter bank decomposes a relatively wide-bandwidth complex signal (i.e., a signal  
12 generally having multiple frequency or carrier components) into multiple respective  
13 relatively narrow-bandwidth sub-bands (generally having a single frequency or carrier  
14 component). Conversely, a synthesis filter bank combines relatively narrow-  
15 bandwidth sub-bands (generally having a single frequency component) to create a  
16 relatively wide-bandwidth complex signal (generally having multiple frequency  
17 components). Both the analysis and synthesis filters operate entirely in the digital  
18 domain, unless indicated otherwise. However, often the wide-bandwidth complex  
19 signal has been converted from (for analysis filters), or is to be converted to (for  
20 synthesis filters), an analog-domain equivalent.

21  
22 Often the digital filter banks use Fast Fourier Transform (FFT) (or Fast Cosine  
23 Transform, FCT) methods implemented as a processor executed program. In the most  
24 common applications, these FFT or FCT-based filter banks have multiple virtual filter  
25 bins (spectral analysis output variables) corresponding to respective bandpass regions

1 that are uniform, frequently have overlapping frequency coverage, generally have  
2 small bandwidth (30kHz and less), and have center frequencies ranging up to the low-  
3 tens of MHz. Signals of interest at higher center frequencies are generally  
4 preprocessed using IF downconversion techniques.

5  
6 In some applications only one type of filter bank (analysis or synthesis) is used. The  
7 broadest use of analysis filter banks has been to implement parallel AM demodulation  
8 for spectral analysis or frequency demultiplexing. Conversely, synthesis filter banks  
9 can be used to synthesize a complex signal or for frequency multiplexing.

10  
11 In other applications, analysis and synthesis banks are coupled together. In  
12 communication and networking applications, multiple relatively narrow-bandwidth  
13 digital-domain sub-bands exist at remote end-points, while a relatively wide-  
14 bandwidth complex signal is sent on the (often analog, frequency multiplexed)  
15 communications media (circuit) coupling the remote end-points. Thus, each transmit  
16 side uses a synthesis filter-bank (followed by a Digital-to-Analog Converter, DAC,  
17 for an analog circuit) and each receive side uses an analysis filter bank (preceded by  
18 an ADC for an analog circuit). This digital filter bank architecture is used with  
19 Discrete Multitone Transmission (DMT) and with transmultiplexers (used in TDM-to-  
20 FDM channel-to-TDM), both used in conjunction with analog, frequency multiplexed  
21 circuits.

22  
23 Conversely, in signal conditioning, modulation, and demodulation functions,  
24 relatively wide-bandwidth complex signals exist at the input and outputs of the  
25 function block, wherein relatively narrow-bandwidth sub-band signals exist internal to

1 the function block. Thus, the input side uses an analysis filter-bank and the output  
 2 side uses a synthesis filter-bank. This digital filter bank architecture is used for  
 3 compression and signal enhancement algorithms, particularly with respect to speech  
 4 coding applications.

5  
 6 Multirate signal processing refers to DSP techniques that make use of multiple  
 7 sampling rates. Multirate signal processing techniques include interpolation and  
 8 decimation processes. Interpolation (oversampling) increases the sampling rate and  
 9 acts to create multiple replicas of a sampled signal spectrum and has particular  
 10 application to passband upconversion. Decimation (undersampling, or  
 11 downsampling) decreases the sampling rate and acts to alias the sampled signal  
 12 spectrum and has particular application to passband downconversion.

13  
 14 Multirate signal processing has particular application to both analysis and synthesis  
 15 filter banks. Analysis filter banks may use decimation methods for passband  
 16 downconversion and to reduce sampling rates for the output sub-bands, compared to  
 17 the complex signal being decomposed. Conversely, synthesis filter banks may use  
 18 interpolation methods for passband upconversion required to create complex signals  
 19 with higher frequency content than exist in the component sub-bands.

20  
 21 A comprehensive teaching of generic DSP techniques is found in "Digital Signal  
 22 Processing: Principles, Algorithms, and Applications," by J. G. Proakis and D. G.  
 23 Manolakis, Prentice-Hall, 1996, ISBN 0-13-373762-4. In particular, see Chapter 8,  
 24 "Design of Digital Filters;" Chapter 9, "Sampling and Reconstruction of Signals;" and  
 25 Chapter 10, "Multirate Digital Signal Processing."

1 DSP techniques with particular application to telecommunications are taught in  
2 "Digital Signal Processing in Telecommunications," by Kishan Shenoi, Prentice-Hall,  
3 1995, ISBN 0-13-096751-3. In particular, see Chapter 7, "Bandpass Filters,  
4 Transmultiplexers, and the Discrete Fourier Transform (DFT);" and Chapter 9,  
5 "Design of Recursive (IIR) Digital Filters."

6  
7 General techniques for RF circuits and systems, including digital modulation and  
8 demodulation schemes, are taught in "RF Microelectronics," by Behzad Ravavi,  
9 Prentice-Hall, 1998, ISBN 0-13-887571-5. In particular, see Chapter 2, "Basic  
10 Concepts in RF Design;" Chapter 3, "Modulation and Detection;" and Chapter 5,  
11 "Transceiver Architectures."

12  
13 Cable Television and Related Advanced 2-way cable services, including internet  
14 connectivity, are taught in "Modern Cable Television Technology: Video, Voice, and  
15 Data Communications;" by W. Ciciora, J. Farmer, and D. Large; Morgan Kaufmann  
16 Publishers; 1999; ISBN 1-55860-416-2. RF Interface Standards for Data-Over-Cable  
17 systems are taught in the Data-Over-Cable Service Interface Specifications  
18 (DOCSIS): Radio Frequency Interface Specification: SP-RF1v1.1-IO3-991105;  
19 published and distributed by Cable Television Laboratories, Inc.; 1999.

20  
21 In prior art channel bank systems, every upstream channel requires a respective  
22 splitter tap, receiver input including a bulkhead-mount connector, and cabling  
23 between the splitter tap and the receiver input. Such components add cost and bulk  
24 that would otherwise not be expended. Miniaturization of the line cards and the

1 channel bank as a whole, are limited by these required components and are  
2 particularly limited by the connector density.

3  
4 The prior art channel banks have limited choices for center frequency and bandwidth.  
5 Requirements for all channels to be of uniform bandwidth have limited the available  
6 provisioning configurations. Additionally, prior art channel banks have required  
7 manual adjustments or manual changing of plug-in components, in order to provision  
8 or reprovision channel.

9  
10 What is needed is a receiver channel bank architecture that permits miniaturization of  
11 line cards and channel banks by reducing the number of connectors required. What is  
12 further needed is a method to enable the receivers to be programmed to essentially  
13 any arbitrary center frequency, permits selection over a wide-range of bandwidths,  
14 and provides great frequency agility. What is further needed is the ability to  
15 reprovision the receiver channel bank without manual intervention.

16

Brief Description of Drawings

Fig. 1 shows a prior art cable system using a typical tree-and-branch topology.

Fig. 2 shows a prior art cable system using hybrid fiber-coax.

Fig. 3A and Fig. 3B are a spectrum diagram and a spectrum table, for an illustrative frequency use plan.

Fig. 4 is a high-level abstraction of a prior art Data-Over-Cable system.

Figs. 5A through 5C comprise a more detailed abstraction of the prior art system in Fig. 4.

Fig. 6 provides additional detail of the data receiver interface for the Cable Modem Termination System (CMTS) of Figs. 5A through 5C.

Fig. 7 is an abstraction for the Block Segment Converter (Frequency Stack) of Fig. 6.

Fig. 8 provides details of a data receiver interface for a CMTS, in accordance with the present invention.

Fig. 9 shows the internal architecture of an illustrative embodiment of a 4D x 16U module used in a CMTS line card, in accordance with the present invention.

1 Fig. 10 shows details of the receiver block 250 used multiple times in the receiver  
2 bank 200 of Fig. 9.

3  
4 Fig. 11 shows a prior art FIR digital filter that is used in an illustrative embodiment  
5 for the digital filter block of Fig. 10.

6  
7 Fig. 12 shows the bandwidths and accompanying symbol and bit rates that may be  
8 obtained through the programmable provisioning of the digital filter block of Fig. 10.

9  
10 Fig. 13 is a flow chart describing the (re)provisioning of the digital filter block within  
11 a selected one of the receivers of Fig 9.

12  
13 Fig. 14 shows an illustrative embodiment of 4D x 16U module 100 of Fig. 9, wherein  
14 four transmitter sub-modules 300 and one receiver sub-module 200 are implemented  
15 on a single integrated circuit.

16  
17 Fig. 15 shows another illustrative embodiment of the 4D x 16U module 100 of Fig. 9,  
18 wherein 4 transmitter sub-modules 300, one receiver sub-module 200, the ADC 500,  
19 and the non-volatile storage for the D.C. Coefficients 710, are implemented on a  
20 single integrated circuit.

21  
22 Fig. 16 shows a line card for a CMTS using multiple instances of the 4D x 16U  
23 module 100 of Fig. 9.

24



1 Fig. 17A shows the connector density of the prior art for a 32D X 128U CMTS  
2 channel bank. Fig. 17B shows the connector density of an illustrative embodiment in  
3 accordance with the present invention for a 32D X 128U CMTS channel bank. Fig.  
4 17C is the legend for the connector symbols used in Fig. 17A and Fig. 17B.  
5  
6 Fig. 18 compares the line card connector count for CMTS channel banks for both the  
7 prior art and in accordance with the present invention.  
8  
9 Fig. 19A shows an illustrative embodiment of the present invention as applied to  
10 receiving upstream channels in the 750-1000 MHz portion of the spectrum plan  
11 illustrated by Fig. 3A and Fig. 3B. Fig 19B details the bandpass characteristics for  
12 each sub-band Analog pre-filter used in Fig. 19A.  
13  
14

Summary

The channel bank architecture of the present invention reduces connector density, reduces costs and other bulk components, and improves the system noise performance. The number of receiver inputs, associated connectors, and associated splitter taps is reduced by a factor of  $1/M$ , where  $M$  is roughly the number of channels that can be packed within the bandwidth that can be digitized in accordance within the acceptable performance and cost criteria for the system.  $M$  is largely a function of the performance of an ADC chosen, but in certain applications in where the aggregate bandwidth is relatively modest, and thereby ADC selection is not a major cost factor,  $M$  may be chosen based on the total upstream bandwidth divided by an educated estimate for what will be the practical worst-case combined channel bandwidth. In an illustrative embodiment,  $M$  is 16. That is, the receiver connector count for channel banks in accordance with the present invention is one-sixteenth that of prior art systems.

In an illustrative embodiment, the ratio of downstream (D) to upstream (U) channels implemented in a CMTS channel bank is 1:4. Taking into account the total number of connectors for both upstream and downstream connectors, the connector count is reduced by a factor  $1/T$ , where  $T$  is a function of the D/U ratio and  $M$ . In an illustrative embodiment  $T$  is 4. That is, the total connector count for channel banks in accordance with the present invention is one-fourth that of prior art systems. In an illustrative 4D x 16U embodiment, having 4 downstream channels and 16 upstream channels, four connectors are required for the downstream channels and only a single connector is required for all 16 upstream channels. The illustrative embodiment thus

1 has 5 total connectors, compared to 20 total connectors in a comparable prior art  
2 system.

3  
4 The connector density is reduced through an architecture that digitizes the entire  
5 upstream spectrum and buses the digitized result to the input of multiple digital  
6 receivers. The digital receivers have all-digital hardware-based filters and  
7 demodulators. The output of the receivers is a bit-stream corresponding to the  
8 particular upstream channel for which the receiver is provisioned.

9  
10 The present invention maintains pre-computed sets of D.C. filter coefficients in non-  
11 volatile storage, each set corresponding to one of multiple prototype low-pass digital  
12 filters, each filter having one of a predetermined set of bandwidths. When a desired  
13 center frequency and bandpass bandwidth are selected for provisioning a particular  
14 receiver, the D.C. coefficients associated with the desired bandwidth are retrieved and  
15 subjected to a band-pass transformation. The resulting operational coefficients are  
16 then loaded into coefficient latches in the digital filter for a selected receiver from the  
17 channel bank.

18  
19 The storage of prototype D.C. coefficients that are subsequently bandpass  
20 transformed, enables the receivers to be programmed to essentially any arbitrary  
21 center frequency, permits selection over a wide-range of bandwidths, and provides  
22 great frequency agility. Reprovisioning is possible by sending commands to the line  
23 card. No manual adjustments or manual changing of plug-in components is required.

24  
25

Detailed DescriptionFrequency Stacking

Fig. 8 provides details of a data receiver interface for a CMTS, in accordance with the present invention. The Block Segment Converter, or Frequency Stacker, permits optimal use of the invention, by enabling presentation of a contiguous upstream spectrum to the data receiver banks. The stacker efficiently organizes otherwise unrelated multiple channels into a densely packed spectrum on a single cable, which can be subsequently coupled to the ADC via an associated single connector.

Internal Architecture

Fig. 9 shows the internal architecture of a 4D x 16U module used in a CMTS line card, in accordance with the present invention. Fig. 10 shows details of the receiver block 250 used multiple times in the receiver bank 200 of Fig. 9.

Computation of Digital Filter DC Coefficients

Fig. 11 shows a prior art FIR digital filter that is used in an illustrative embodiment for the digital filter block of Fig. 10. The digital filter chosen is an Optimum Equiripple Linear-Phase FIR Filter. A Chebyshev approximation is used, wherein the weighted approximation error between the desired frequency response and the actual frequency response is spread evenly across the passband and evenly across the stopband of the filter minimizing the maximum error. The resulting filter designs have ripples in both the passband and the stopband. The specific approximation used is the Parks-McClellan Alternation theorem.

1 Prototype lowpass filters are designed for each desired bandwidth. Fig. 12 shows the  
2 bandwidths and accompanying symbol and bit rates that may be obtained through the  
3 programmable provisioning of the digital filter block of Fig. 10. The coefficients for  
4 a DC center frequency are computed for each desired bandwidth using a Parks-  
5 McClellan program employing the Remez exchange algorithm (or the Rabiner  
6 variation), as described in section 8.2.4 of the Proakis and Manolakis text. The Parks-  
7 McClellan program is executed or interpreted using any numerical analysis  
8 application suite, including preferred applications such as MATLAB or Mathematica.

9  
10 Tradeoffs must be made between passband ripple (less is better), stopband attenuation  
11 (more is better), for a fixed number of coefficients (proportional to area costs for filter  
12 stages and coefficient storage). Improvements may be realized in both passband  
13 ripple and stopband attenuation with additional coefficients. In preferred  
14 embodiments, the number of coefficients is between 16 and 24.

#### 15 16 Dynamic Configuration for Arbitrary Center Frequency and Bandwidth

17 Fig. 13 is a flow chart describing the (re)provisioning of the digital filter block within  
18 a selected one of the receivers of Fig 9. The operational coefficients are generated in  
19 the field during provisioning from the corresponding DC coefficients. The DC  
20 coefficients for the prototype lowpass filter, corresponding to the desired bandpass  
21 bandwidth, are retrieved from the non-volatile storage and are used to generate the  
22 operational coefficients in the field during provisioning. This field generation is done  
23 using the Bandpass Transformation described in section 8.4.2 of Proakis and  
24 Manolakis.

25

### Dynamic Channel Assignment

When a desired center frequency and bandpass bandwidth are selected for provisioning a particular receiver, the D.C. coefficients associated with the desired bandwidth are retrieved and subjected to a band-pass transformation. The resulting operational coefficients are then loaded into coefficient latches in the digital filter for a selected receiver from the channel bank.

### Frequency Agile Operation

The storage of prototype D.C. coefficients that are subsequently bandpass transformed, enables the receivers to be programmed to essentially any arbitrary center frequency, permits selection over a wide-range of bandwidths, and provides great frequency agility. Reprovisioning is possible by sending commands to the line card. No manual adjustments or manual changing of plug-in components is required.

### Reduction in Connectors

Fig. 14 shows an illustrative embodiment of 4D x 16U module 100 of Fig. 9, wherein four transmitter sub-modules 300 and one receiver sub-module 200 are implemented on a single integrated circuit. In this illustrative 4D x 16U embodiment, there are 4 downstream channels and 16 upstream channels. Four connectors are required for the downstream channels and only a single connector is required for all 16 upstream channels. The illustrative embodiment thus has 5 total connectors, compared to 20 total connectors in a comparable prior art system.

Fig. 15 shows another illustrative embodiment of the 4D x 16U module 100 of Fig. 9, wherein 4 transmitter sub-modules 300, one receiver sub-module 200, the ADC 500,

1 and the non-volatile storage for the D.C. Coefficients 710, are implemented on a  
2 single integrated circuit. Fig. 16 shows a line card for a CMTS using multiple  
3 instances of the 4D x 16U module 100 of Fig. 9.

4  
5 Fig. 17A shows the connector density of the prior art for a 32D X 128U CMTS  
6 channel bank. Fig. 17B shows the connector density of an illustrative embodiment in  
7 accordance with the present invention for a 32D X 128U CMTS channel bank. Fig.  
8 17C is the legend for the connector symbols used in Fig. 17A and Fig. 17B. Fig. 18  
9 compares the line card connector count for CMTS channel banks for both the prior art  
10 and in accordance with the present invention.

11  
12 As previously indicated the number of receiver inputs, associated connectors, and  
13 associated splitter taps is reduced by the factor of  $1/M$ , while the total number of both  
14 upstream and downstream connectors is reduced by the factor  $1/T$ . In the illustrative  
15 embodiment shown,  $M$  is 16, and  $T$  is 4. That is, the receiver connector count for  
16 channel banks in accordance with the present invention is one-sixteenth that of prior  
17 art systems, and the total connector count for channel banks in accordance with the  
18 present invention is one-fourth that of prior art systems.

1    Non-baseband Channel Groups

2    Fig. 19A and Fig. 19B show an illustrative embodiment of the present invention as  
3    applied to receiving upstream channels in the 750-1000 MHz portion of the spectrum  
4    plan illustrated by Fig. 3A and Fig. 3B. In the same manner as in Fig. 8, preceding  
5    the input to the pre-filters of Fig. 19A, one or more frequency stackers would be  
6    employed to insure that each sub-band of the 750-1000 MHz is densely packed.  
7    Those skilled in the art will understand that Fig. 19A is employing downsampling  
8    techniques to frequency translate down the high upstream band signals. The  
9    particular frequency of the sampling clock for each ADC is thus chosen as required to  
10   relocate each sub-band for subsequent processing by the programmable demodulators.



Conclusion

Although the present invention has been described using particular illustrative embodiments, it will be understood that many variations in construction, arrangement and use are possible consistent with the teachings and within the scope of the invention. For example, interconnect and function-unit bit-widths, clock speeds, and the type of technology used may generally be varied in each component block of the invention. Also, unless specifically stated to the contrary, the value ranges specified, the maximum and minimum values used, or other particular specifications (such as those called for by the DOCSIS standard), are merely those of the illustrative or preferred embodiments, can be expected to track improvements and changes in implementation technology, and should not be construed as limitations of the invention. Functionally equivalent techniques known to those skilled in the art may be employed instead of those illustrated to implement various components or sub-systems. It is also understood that many design functional aspects may be carried out in either hardware (i.e., generally dedicated circuitry) or software (i.e., via some manner of programmed controller or processor), as a function of implementation dependent design constraints and the technology trends of faster processing (which facilitates migration of functions previously in hardware into software) and higher integration density (which facilitates migration of functions previously in software into hardware).

Specific variations within the scope of the invention include, but are not limited to: the particular number of downstream and upstream connectors, the particular digital

1 filter architecture used, the particular synthesis algorithms used to design the filter  
2 response, and the number of coefficients used in the digital filters.  
3  
4 All such variations in design comprise insubstantial changes over the teachings  
5 conveyed by the illustrative embodiments. The names given to interconnect and  
6 logic are illustrative, and should not be construed as limiting the invention. It is also  
7 understood that the invention has broad applicability to other channel bank  
8 applications, and is not limited to the particular application or industry of the  
9 illustrated embodiments. The present invention is thus to be construed as including  
10 all possible modifications and variations encompassed within the scope of the  
11 appended claims.  
12  
13